首页 | 本学科首页   官方微博 | 高级检索  
检索        

基于CNFET的高速低功耗三值灵敏放大器设计
引用本文:龚道辉,汪鹏君,康耀鹏,张会红.基于CNFET的高速低功耗三值灵敏放大器设计[J].医学教育探索,2017,43(2):248-253.
作者姓名:龚道辉  汪鹏君  康耀鹏  张会红
作者单位:宁波大学电路与系统研究所, 浙江宁波 315211,宁波大学电路与系统研究所, 浙江宁波 315211,宁波大学电路与系统研究所, 浙江宁波 315211,宁波大学电路与系统研究所, 浙江宁波 315211
基金项目:国家自然科学基金(61234002,61474068);浙江省公益性技术应用研究计划项目(2016C31078);宁波市自然科学基金(2015A610107)
摘    要:通过对碳纳米场效应晶体管(Carbon Nanotube Field Effect Transistor,CNFET)和灵敏放大器原理的研究,提出了一种基于CNFET的高速低功耗三值灵敏放大器设计方案。该方案首先剖析三值反相器电路结构,采用交叉耦合反相器作为三值锁存器;其次结合输入输出信号分离方法,提高放大差分信号速度;然后利用使能信号控制电路状态,降低三值灵敏放大器功耗。采用32 nm CNFET标准模型库进行HSPICE仿真,结果表明所设计的电路逻辑功能正确;芯片成品率高达96.48%,具有较强的稳定性,且与利用CMOS设计的二值灵敏放大器相比工作速度提高64%,功耗降低83.4%。

关 键 词:碳纳米场效应晶体管  三值灵敏放大器  成品率  高速低功耗
收稿时间:2016/9/5 0:00:00

Design of High-Speed and Low-Power Ternary Sense Amplifier Based on CNFET
GONG Dao-hui,WANG Peng-jun,KANG Yao-peng and ZHANG Hui-hong.Design of High-Speed and Low-Power Ternary Sense Amplifier Based on CNFET[J].Researches in Medical Education,2017,43(2):248-253.
Authors:GONG Dao-hui  WANG Peng-jun  KANG Yao-peng and ZHANG Hui-hong
Institution:Institute of Circuits and Systems, Ningbo University, Ningbo 315211, Zhejiang, China,Institute of Circuits and Systems, Ningbo University, Ningbo 315211, Zhejiang, China,Institute of Circuits and Systems, Ningbo University, Ningbo 315211, Zhejiang, China and Institute of Circuits and Systems, Ningbo University, Ningbo 315211, Zhejiang, China
Abstract:By researching the structure of Carbon Nanotube Field Effect Transistor (CNFET) and the principle of sense amplifier,a scheme of high-speed and low-power ternary sense amplifier circuit is proposed.In this scheme,the circuit structure of a ternary inverter is analyzed.And then,we use cross-coupled inverters method to implant a ternary latch.To improve the speed of differential signal amplification,the input and output signal separation technique is selected.And also,the working states are controlled by enable signal to reduce the power consumption of ternary sense amplifier circuit.Under Stanford University 32 nm CNFET standard model,HSPICE simulation results show that the designed circuit has correct logic functionality.The chip yield of the circuit is up to 96.48% with strong stability.Comparing with conventional binary CMOS sense amplifier,the proposed circuit increases the speed by 64%,and decreases the power consumption by 83.4%.
Keywords:carbon nanotube field effect transistor  ternary sense amplifier  chip yield  high-speed and low-power
点击此处可从《医学教育探索》浏览原始摘要信息
点击此处可从《医学教育探索》下载免费的PDF全文
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号